Abstract-In this paper, we demonstrate, at 300 GHz and with integrated technology, the effectiveness of artificial dielectric layers to enhance the front-to-back ratio of printed antennas. This concept was previously proposed at microwave frequencies and using printed circuit board technology. The artificial material is now realized by introducing non-resonant metallic inclusions in a silicon dioxide host material. This allows to enhance the permittivity of the host medium and renders it anisotropic. By loading an electrically thin dielectric with these metallic inclusions, an engineered slab with effectively quarter wavelength thickness has been realized. Despite the large effective height and density of the artificial dielectric, the surface wave efficiency of the antenna is 99%. This is entirely due to the anisotropic properties of the material. A prototype antenna was built using an in-house CMOS back-end compatible integrated circuits (IC) process. Measured results from the antenna are presented and show a good agreement with the expected results.
I. INTRODUCTION
A RTIFICIAL dielectrics (ADs) were proposed in late 1940s to design low-loss and light-weight lens antennas in [1] . An AD consists of non-resonant periodic metallic structures embedded in a host material in order to increase its equivalent relative permittivity. A completely planar approach embeds periodic patches in a host dielectric as shown in Fig. 1 and it is referred to as artificial dielectric layers (ADLs). The resulting medium simulates a homogeneous anisotropic substrate. Under plane-wave incidence, the effective permittivity is dependent on the polarization and the angle of the incidence. A theoretical study of two-dimensional artificial dielectrics is reported in [2] .
The volumetric and the planar nature of ADLs renders them a promising candidate for the design of integrated and compact passive devices in commercial CMOS technologies [3] . However, we believe that these ADLs can be mostly beneficial when used as superstrates to enhance the radiation performance of on-chip antennas. The design of such antennas presents numerous challenges. First, the vertical thickness of the stack that can be used to design an antenna, depending on the specific technology used, is in the order of 10-12 m. To accommodate high-frequency active front ends, this stack is grown on top of a lossy doped silicon substrate of thickness 250-300 m. The electromagnetic coupling to the lossy substrate is avoided by shielding the antenna with a metal plane. At 0.3 THz, a substrate height of 10 m corresponds to an electrical thickness of , where is the wavelength in the silicon dioxide . It is well known that any antenna printed on top of an electrically thin grounded dielectric slab exhibits a very low radiation efficiency. This is because the source and its image radiate out of phase. Recently, the use of a high impedance metasurface as a radiator at 94 GHz was proposed in [4] to mitigate this effect. However, the efficiency of this antenna is still limited due to the close proximity of the radiator to the ground plane.
A non-planar solution to the low radiation efficiency issue is to use a dielectric lens with matching layers. The matching layers are used to minimize the losses due to multiple reflections inside the lens [5] - [7] . A planar solution that can bypass a dielectric lens was presented in [8] . In this work, the antenna is printed on an additional low-loss quartz wafer, glued on the chip to increase the distance form the ground plane, and aperture-coupled to the feed structure. The antenna achieved a peak efficiency of 60%. The 40% loss in efficiency is due to the excitation of the substrate modes. Furthermore, a strict alignment accuracy is required between the antenna and the on-chip feed lines. A similar kind of solution has also been proposed for on-chip antenna arrays by the same authors in [9] .
In [10] , it was shown that ADLs can be exploited to increase the front-to-back radiation ratio of planar antennas printed on a electrically thin dielectric slabs, in X-band. Thanks to the enhanced anisotropic properties, virtually no power loss in surface waves was observed. To ensure that no surface waves are excited, the characterization of the dispersion properties of ADL slabs in [11] , [12] can be used, which is based on an analytical study of the spectral Green's function of these slabs.
In this work, we present a 0.3 THz version of the double-slot antenna enhanced by an ADL superstrate proposed in [10] . The non-resonant patches composing the ADL, as depicted in Fig. 1 , are hosted by an electrically thin silicon dioxide slab with relative permittivity . Such value is increased by the presence of the ADLs to an equivalent relative dielectric constant , for normally incident waves. The ADL superstrate does not suffer from surface-wave losses. This is due to the fact that, in virtue of the anisotropy, the waves incident at angles towards the grazing do not feel the larger effective dielectric constant, which would otherwise induce surface-wave modes. The superstrate and the antenna have been fabricated using an in-house IC process and the silicon on the back side of the antenna has been etched off. Measured results are reported and compared with simulations.
II. ANTENNA DESIGN
The double-slot antenna is shown in Fig. 2(a) , with a co-planar waveguide (CPW) feed. The antenna is loaded by artificial dielectrics superstrate placed at a distance of 5 m above the antenna [see Fig. 2(b) ]. The dimensions of the antenna and the ADL are summarized in Table I . The geometrical parameter have been selected so that the antenna is matched around the frequency of 300 GHz and the ADLs exhibit an effective dielectric constant of 32 for the waves which are incident along the broadside direction. The effective enhancement of the host material by the ADL, in an infinite homogeneous dielectric environment, is reported in Fig. 3 .
The two curves represent the equivalent permittivities, as a function of the angle of incidence , for a transverse magnetic (TM) plane wave, with the electric field along , and a transverse electric (TE) plane wave, with the electric field along . These values are derived using the procedure described in Appendix A. In [11] , [12] , we have also shown that, for electrically small dimensions of the metallic inclusions, the TE and TM modes do not couple. Moreover, it was also demonstrated that the equivalent permittivity is independent of the azimuth plane (i.e., ). This graph also shows that for a TM incident wave, the equivalent permittivity of the enhanced medium tends to the one of the host substrate, i.e., 4, when the angle of incidence tends to 90 deg. However, in case of TE incidence, the dielectric constant tends to a higher value. The effects of this property were investigated in [12] , where the dispersion characteristic of these slabs were described in detail by means of an analytical method.
The total height of the host silicon dioxide substrate is 35 m, which is electrically equivalent to . Within this slab, an ADL consisting of a stack of 7 layers, each separated by 5 m along the -axis [see Fig. 2(b) ], is realized. This results in a slab with effective height of at 0.3 THz. A starting point for the design has been obtained by following the guidelines outlined in [10] , and by using the tools described in [11] and [12] . While this allows for a fast selection of quasi-optimal geometrical parameter, the final structure with the details of the feed has been fine tuned using a commercial EM solver [13] . Fig. 4 shows the simulated reflection coefficient with and without metal losses. As expected, the finite conductivity case (aluminum with conductivity S m) shows a broader bandwidth of the reflection coefficient, due to ohmic losses. In the fabricated device, the metal thickness of the antenna layer is 2 m, while it is 0.5 m for the ADL patches. In both cases, the thickness is well above the skin depth at 0.3 THz. The 10 dB impedance matching bandwidth of the antenna ranges from 295 to 320 GHz (8% relative bandwidth). This value is typical of a resonant double-slot antenna and not reduced by the presence of the ADL, which has broadband and non-resonant characteristics.
A. Simulated Results
In order to quantify the advantage of using the ADL inclusions, a reference double-slot antenna loaded only with a 35 m slab of silicon dioxide has been designed and manufactured. This antenna without ADL is also matched at around 300 GHz, as shown in Fig. 4 .
The simulated normalized radiation patterns of the antenna, with and without ADL, are reported in Fig. 5 , at 305 GHz. It can be observed that the antenna with the ADL has a front-to-back ratio greater than 10 dB. On the contrary, the antenna in absence of the ADL, loaded only by an electrically thin slab, exhibits a front-to-back ratio lower than 1 dB, since almost equal power is radiated in the two half spaces above and below the slot ground plane. Fig. 6 shows the variation of the front-to-back ratio as a function of the frequency for the two antennas. The values for the ADL loaded antenna are higher than 10 dB over the whole matching bandwidth, and linearly increasing with frequency, due to the increasing electrical thickness of the ADL slab. Instead, the reference antenna has an almost frequency independent front-to-back ratio of about 0.7 dB.
In Fig. 7 (a), we compare the gain and directivity for the antenna with and without ADL for the perfect electric conductor (PEC) case. This plot shows that the difference between the gain and directivity around the central frequency of the matching bandwidth for both antennas is negligible within the accuracy of the simulations. This means that surface waves, which in principle are allowed to propagate ( mode), are essentially not excited. The gain presented here also includes the mismatch losses. In the same graph, the comparison between the directivity of the two antenna reveals an enhancement of 2.2-2.6 dB for the ADL loaded antenna. This improvement occurs without compromising on pattern purity or surface wave efficiency. Note that, in simulations, surface wave losses are too low to be estimated accurately despite the use of absorbing boundary conditions along the lateral directions ( and ).
The simulated gain obtained in the case of lossy metal (aluminum) for the ADL loaded antenna is shown in Fig. 7 (b). It is 2 dB lower than the PEC case. By means of numerical simulation, we estimated the ohmic losses accounts for 1.3 dB within the slot antenna and 0.7 dB within the ADL.
To feed the double-slot antenna, a 50 CPW line is used to carry the input power to the center of the -slot from one side of the antenna, as depicted in Fig. 8(a) . Such a feed introduces an asymmetry in the -plane pattern [see Fig. 8(b) ], due to the coupling of the CPW lines with the parallel lines forming the -slot and with the ADL. However, this asymmetry is kept to a minimum, by designing the CPW as small as possible (strip width of 5 m and slot width of 2 m) so that the field is confined in a small region and couples weakly with the antenna structure. On the other hand, such approach comes at the cost of increased ohmic losses due to strong currents in the inner conductor of the CPW. The total losses due to the 860 m long line are estimated to be about 2 dB.
III. FABRICATION
The combined antenna/ADL structure has been built using, as substrate, a high resistivity (3.5 k cm) n-type silicon (Si) wafer with 100 mm diameter, (100) crystal orientation and thickness of 500 25 m. The use of a high-resistivity substrate is mandatory since the charge carriers cause high losses and these losses are even higher in the THz frequency range [14] , [15] .
The devices are realized using a 20 20 mm die design (see Fig. 9 ), giving a total of 12 dies on a single wafer. To avoid any cross talk between antennas, the distance of radiating structures has been chosen to be larger than 4 mm. The die is divided in three parts: the antenna/ADL structure on the top left side, the reference antenna on the top right part and the test structures (used for de-embedding the feed lines) on the bottom part (see Fig. 9 ). Note that further details about the test structures are given in Section IV.
In Fig. 10 , a schematic cross section of the device is shown. The structure can be divided in three main sections: (A) the feeding/pads section; (B) the feed transition; and (C) the antenna/ADL one. A 2 mm long CPW with uniform width connects the contact-pads, where the wafer probe is landed, to a transition region. In this latter region, the CPW lines undergo a series of tapers and transitions to account for the different -stratifications along the line. Finally, the feed line is connected to the double-slot antenna that radiates in the presence of the ADL. The antenna/ADL system is suspended by removing the silicon substrate, to avoid that the power is radiated into silicon and then to enhance the effect of the dielectric contrast given by the ADL.
A thin (100 nm) low-pressure chemical-vapor-deposition (LPCVD) low-stress silicon nitride (SiN) layer is firstly deposited on the silicon as hard mask for the back-side of the wafer, followed by 200 nm of plasma enhanced CVD (PECVD) silicon oxide. The antenna layer was realized using a 2 m thick pure aluminum layer deposited by radio-frequency (RF) sputtering, using an SPTS Sigma 204 DC magnetron system. The deposition temperature of the aluminum was 350 C, resulting in a layer conductivity of about 2.6 10 m. The residual stress of this layer is 290 23 MPa and has been measured using a TENCOR stress-meter.
The patterning of the metal layer is realized by first coating the wafer with a 2 m layer of SPR 3017M positive photoresist and then using I-line lithography (ASML PAS 5500/80 waferstepper) to define the features.
After the photoresist development, a dry etching process based on chlorine chemistry has been used to remove the aluminum. The etching parameters, such as the gas ratio, etching time and depth uniformity, have been carefully optimized. This is because unwanted effects like over-etching or iso-etching could have resulted in larger features, compromising the impedance matching between the feed and the antenna. Moreover, any aluminum residuals in the thin slots could have shorted the antenna or the feeding lines in some points. For these reasons, accurate scanning electron microscope (SEM) inspections of the thin slots have been performed after the etching and the resist stripping (see Fig. 12 ). The through, reflect and line (TRL) test structures have been realized on the same metal layer (see Fig. 9 , bottom part), with the same etching process. The PECVD silicon oxide deposited under the antenna layer prevents any damaging of the silicon nitride during the metal etching.
As explained in the previous sections, to ensure a correct matching between the slot antenna and the feeding lines, an accurate transition has been designed and the result is shown in Fig. 13 . The structure in region B is designed to implement the transition between the large CPW lines (region A), with a inner conductor width of 22 m, and the CPW lines feeding the antenna slots (region C), with a inner conductor width of 11 m.
After the antenna fabrication, a separation layer of 5 m of silicon oxide is deposited in a PECVD Novellus Concept-One reactor. The ADL consists of a stack of seven metal layers embedded into a thick layer of PECVD silicon oxide. As first step, a pure aluminum layer (500 nm) is deposited using the same tool and deposition condition of the antenna layer. A layer of 2 m of SPR 3017M positive photoresist is used to define the ADL area. Each ADL layer consists of an array of 16 16 square patches that effectively cover the entire antenna radiation area. The patches are 85 m wide with a separation of 10 m in the plane. All the layers are patterned by means of I-line lithography and dry etching process. The details of the fabrication are shown in Fig. 14 . After the patches definition, a layer of 5 m of low-stress ( 30 ) PECVD silicon oxide is deposited. Since the ratio between the height of the oxide layer and the metal patches is more than 10, step coverage is not an issue. After the oxide deposition, a new metal layer is deposited and etched. These process is repeated 7 times. A protective layer of 1 m of PECVD oxide is deposited to prevent possible damages of the ADL during the remaining process steps. The alignment of the different metal layers was done with a standard wafer-stepper, used in IC technology for accurate alignment of the various mask layers. The tool used in this process guarantees a maximum overlay error of 50 nm over the different deposited layers. Simulation have shown that such error has negligible effects on the antenna performance.
To achieve an effective enhancement of the dielectric constant, an accurate control of the oxide thickness and alignment of the metal patches is fundamental. By means of optical reflectometry (Leitz MPV-SP) measurements, the thickness of the layers was determined and carefully monitored during all process steps. A detail of a cross section (Fig. 15) clearly shows the metal patches embedded in the oxide layer. By measuring the oxide thickness, we estimated a maximum thickness deviation of about 80 nm on the entire wafer area. Numerical simulations have confirmed that such variations have negligible effects on the ADL properties.
Using a similar process, a reference test-antenna has been realized on the same substrate, to allow a comparison between the antenna gain with and without the ADL. This structure is similar to the one presented in Fig. 10 and visible on the righthand side of Fig. 9 . These antennas are covered only by the thick oxide layer used to realize the ADL, but no metal patches have been inserted in the fabrication flow.
After the ADL deposition, a final etching is required to remove the thick layer of silicon oxide that covers the antenna contact pads. Due to the large amount of oxide to etch, a single dry etch step would require a very thick photoresist layer to protect the structures and a very long (more than 1 hour) plasma etching. Such long process could cause unwanted phenomena such as photoresist burning or large non-uniformity in the etched layer. For these reasons, a wet/dry combined etching has been performed. To protect the structures, a 12 m layer of SPR 3017M photoresist has been used to coat the wafer. After the resist patterning, the oxide is etched in a buffered hydrofluoric acid (BHF) 1:7 solution (etch rate 290 nm/min), for 75 min. This step removes approximately 2/3 of the oxide layer, with a very high uniformity on the wafer area. A final dry etching step is then performed in a Drytek Triode 384T oxide dry etcher. SEM inspection has been performed on the wafer (see Fig. 16 ) and clearly show the thick oxide being etched and the aluminum layer.
To release the antenna/ADL membrane and the test-antenna membrane, a silicon wet etching in a 33 wt% KOH at 85 has been lastly performed on the wafer. The wafer backside windows were previously patterned etching the LPCVD silicon nitride layer with a dry etching process. Then, using a special holder, the wafer front-side has been protected from the solution. After the etching (5 hours and 30 minutes), a final rinsing (HNO and water) is performed to clean the wafer. The inspection of the etched cavity has shown that a small mismatch ( m, see Fig. 11 ) in the KOH opening position is present. This is probably due to a variation of the wafer thickness and a front-to-back misalignment of the silicon nitride mask used to pattern the wafer backside.
The use of low-stress layer in the ADL fabrication is of fundamental importance to achieve a flat structure. To prove that only very small deflections are present, a white light interferometer has been used to map the vertical displacement of the structure. As shown in Fig. 17 , the maximum deflection is measured at the center of the membrane, resulting in a maximum displacement of 1.6 m, almost 10 times smaller than the membrane side length.
IV. MM-WAVE MEASUREMENTS
The fabricated chip micrograph is shown in Fig. 18(a) . The measurement setup consists of an Agilent vector network analyzer (PNA-X N5242A) working from 10 MHz to 26.5 GHz. Frequency extension modules, to operate the VNA in the WR03 band (i.e., 220-325 GHz) band from OML Inc. are used. The feeding to the antenna is realized by using GGB Cascade Infinity ground-signal-ground (GSG) waveguide probes with pitch equal to 100 m. The measured insertion loss of this probe is 1 dB and was calibrated out. The fabricated chip was placed on a metal chuck. A feeding pad to land coaxial probes on the chip of length 105 m and a feeding line was added on the back of the antenna, as labeled in the chip micrograph in Fig. 18(a) . The length of this line was selected as 2 mm, to trade off loss levels with scan area: on the one hand, a too short line would cause the bulky wafer probe to be too close to the antenna, limiting the near-field scanning area needed for the radiation pattern measurements; on the other hand a line that is too long would introduce too high losses reducing the accuracy of the measurements.
The long line (i.e., 2 mm) is de-embedded from the measured data employing a thru-reflect-line (TRL) technique [16] . Fig. 18(b) , shows on-chip test structure that are fabricated on the same die as that of the antenna (see Fig. 9 ) and are measured to apply TRL procedure. The measured de-embedded one port reflection coefficient is presented in Fig. 18(c) , compared with the simulations. There is a frequency shift of 6% between the measured and the simulated results. As pointed out earlier in Section III, a mismatch during the KOH etching process has resulted in an offset of point P (see Fig. 10 ) by a distance m. The S11, recomputed after including the above-mentioned mismatch in the simulation, is shown in Fig. 18(c) . The error difference between simulation and the measurement is now reduced to 3%. Also, the measured and simulated reflection coefficients starts to show a similar trend at the low end of the frequency band (250-280 GHz).
The far field radiation patterns are calculated using the near-field measurement setup depicted in Fig. 19 [17] . To avoid the reflections from the metal chuck, commercial absorbers (ECCOSORB MMI-U) are placed below the antenna. A linearly polarized, WR-03 open ended waveguide (OEW) is used to sample the near field of the antenna under test (AUT) on a rectangular grid, while the AUT is kept stationary. The distance between each spatial sample point was set to be at 300 GHz, to obtain a high resolution data. The vertical distance (along the -axis) of the OEW tip from the AUT is about 3.5 mm, i.e., radiative near-field region. The measured normalized amplitude and phase of the electric field radiated by the AUT in the presence of probe is shown in Fig. 20(a) and (b) , respectively. Since the AUT and OEW are linearly polarized, only the -component of the near field was measured. The scan area is rectangular and the maximum of the electric field is around and , which denotes the center of the AUT. The acquisition of near field data along the -direction is limited by the presence of the GSG waveguide probe, which is an usual limitation in these type of measurements [4] , [8] , [18] .
The effect of the OEW is de-embedded from the far-field pattern of the AUT by using a standard probe correction technique [19] . The far-field radiation patterns in the upper hemisphere, obtained by Fourier transform of the near-field data, are shown in Fig. 21 , in the frequency range of 300-315 GHz. The patterns in the -plane show an excellent agreement with the simulations. The -plane patterns are asymmetric and oscillatory. The reason is the scattering from the probe, which interferes with the antenna. Also, the patterns are shown till 45 , because the near-field scan area is restricted to 1.5 mm (see Fig. 20 ) by the presence of the wafer probe. Since the near-field area is limited along the -direction the accuracy of the radiation pattern measurements decreases for angle greater than 23 .
At a later moment, a scan over a bigger aperture in the direction where there is no feed probe was carried out. The measured near field data is shown in Fig. 22(a) at 300 GHz. A symmetric near field data is obtained artificially by mirroring the near field data [see Fig. 22(b) ] with respect to the -axis ( ). Exact symmetry conditions are also imposed on the simulated near field data from CST. The far field patterns after post-processing are shown in Fig. 22(c) for both the cases. A better agreement can now be observed between the simulations and the measurements. This approach for artificially symmetrizing the pattern gives an indication of how the antenna would operate in a realistic application scenario, in which there would be no feeding probe.
Also the reference antenna without the ADL was measured. A comparison between the simulated and the measured far field radiation patterns is shown in Fig. 23 , at 300 GHz. Although not shown for the sake of brevity, the radiation patterns at other frequencies show a similar agreement.
The relative difference between the broadside gain of the two antennas (with and without ADL) is presented in Fig. 24 . Both simulations and measurements show an improvement of about 2 dB for the ADL loaded antenna with respect to the reference one. The measured results are presented in a frequency range of 20 GHz centered at 300 GHz, where the simulated reflection coefficient is well matched for both antenna (see Fig. 4 ). 
V. CONCLUSION
On-chip integrated antennas typically radiate in the presence of either a lossy silicon substrate or an electrically thin grounded slab. This leads to either high dielectric losses or very narrow bandwidths of operation. To increase the radiation efficiency of such antennas, we demonstrate, at 300 GHz, the effectiveness of artificial dielectrics superstrates, previously proposed at lower frequencies, using printed circuit board technology. In this specific work, the conventional double slot antenna is loaded by an ADL superstrate that substantially increases the front-to-back ratio.
For the fabrication of the antenna and the ADL superstrate, we developed a low-temperature CMOS back-end compatible process. By using pure aluminum as metal and silicon oxide as dielectric host matrix, the ADL was deposited on top of the antenna structure.
The anisotropic properties of the proposed artificial slab allows to achieve high surface-wave efficiency. This is because the ADL is dense and electrically thick for waves radiated by the slot in directions close to the normal, whereas it has lower permittivity and is electrically thin for the waves radiated in directions almost parallel to the slab.
The antenna has a front to back ratio larger than 10 dB, with essentially no power launched in to surface waves. Also an antenna without ADL loading has been fabricated and used as a reference solution to quantify the enhancement due to the ADL. A improvement of about 2 dB in gain has been achieved both in simulations and measurements.
The key feature feature of the present ADL superstrate solution is that they can be designed and manufactured independently from the antenna and the IC's. They can be used as add-on components since no alignment is required between the antenna and the superstrate layers. Also, ADL are broadband because of their non-resonant periodic nature. This concept can be beneficial for any on-chip radiating structure, including antenna arrays.
APPENDIX EXTRACTION OF EFFECTIVE PERMITTIVITY
In this appendix, we describe the procedure for calculating the effective permittivity values plotted in Fig. 3 . To every angle , respectively, using the known expressions for periodically loaded transmission lines [20] (1)
where Ti can refer to either the TE or TM mode respectively. The formula for calculating is analytically derived in closed-form in [12] , and it refers to the impedance of a single layer of ADL in an infinite cascade of artificial dielectric layers as depicted in Fig. 25(a) . Moreover, the impedance and are equal to and , respectively, where is the impedance of the medium hosting the ADL. The equation to compute the effective permittivity is then: 
